But it causes the problem of memoryaccess wait cycle.
但随之带来了访问内存时出现等待周期的问题。
2
Another unique architectural feature is the memory system which allows an instruction fetch and at the same time a data access by each individual core at every single clock cycle.