Therefore, how to design a high efficient and high stable clocksubsystem is a significant problem.
因此,如何设计出一个高效、高稳定性的时钟子系统成为摆在工程师面前一个头等重要的问题。
2
The capacity and speed of the memory subsystem in this architecture can be improved using the existed memory devices while the cost can be downgraded without enhancement of the clock frequency.