In this paper, a 10k-gate radiation tolerant CMOSgate array has been developed to assess the intrinsic radiation hardness of circuits built at standard commercial CMOS foundries.
In this paper, design technologies of sub-micron CMOSgate array, such as building library, testability, clock design, power-ground design, architecture optimizing, margin design, are presented.