The latter provides the control and clock signals for the driving circuitry on screen and accomplishes the video data processing.

And for the request of video data processing, four inner buffers are designed, which are structured by dual body. They are realized by embedded array block in FPGA.

It has enabled the growth and processing of increasingly large data sets such as the web, the world's books, and video.