The difference clock delay match technology adjusts the two channel AD analog clock phase and implements the two way AD uniformly-space sampling.

The switching circuitry provides the first phase current waveform during at least two offset sampling instants, and provides the second phase current waveform during a reference sampling instant.

In this paper, we given an approach for optimum design of sample sire in two-phase sampling for PPS, and discussed an example.