... state machine description language状态机描述语言 state description scheme 状态描述模式 state description compiler 状态描述编译程序 ...
双语例句
1
A design method by usage of finite statemachine and VHDL hardware descriptionlanguage to develop the program is adopted, then it is simulated and downloaded on the EDA software platform.