The un-ideal characteristic of the receiver filter leads to inter-system interference inevitably in the multiple systems coexisting scenery.

With the same number of multipliers in FPGA, the order of FIR filter in receiver with above optimum structure is nearly4 times than it implemented in direct way.

In this paper, the problem of optimal design of interpolation filter for all digital receiver is discussed.