A column readout circuit to reduce fixed pattern noise (FPN) for CMOS active pixel sensor images is presented.

A method for designing driving circuit of CMOS active-pixel image sensor by means of the complex programmable logic device (CPLD)was introduced .