The router arithmetic of the parallel processor is complex. The circuit has long latency and the logic has the huge size.

This paper presents a multiple fault test simulator for sequential logic circuit. The simulator is implemented in serial-parallel to save memory.