On the SPUs, most instructions can operate on registers as if they contained multiple, independent values (thus the single instruction acting on multiple data items).

Parallel computer architecture consists of two classifications: simple instruction stream-multiple data stream (SIMD) and multiple instruction stream-multiple data stream (MIMD).