Vega processors included a custom read barrier instruction that included bit field checking in reference metadata as well as special virtual memory protection for GC-compacted pages.

It can execute any CPU instruction and reference any memory address.