The performance improvement is due to the reduction of Translation LookasideBuffer (TLB) misses, which occurs because the TLB can now map to a much larger virtual memory range.
In order to optimize performance, including speed and the usage of its memory, CPU usually hires a Translation LookasideBuffer(TLB) to translate the virtual address into physical address.