A transition in a logic signal from a logic high to a logiclow is referred to as a falling edge.
逻辑信号从高电平到低电平的转换被称为下降沿。
2
If the power supply voltage decreases, the state of the select signal is changed from a logic high to a logiclow.
如果电源电压减小,则选择信号的状态从逻辑高改变为逻辑低。
3
However, according to alternative embodiments of the present invention, a pulse can refer to a period of time when a digital signal is in a logiclow state.