DSP technologies have applied in every field of digital signal processing because of its parallel multiplier, pipeline structure and fast On-Chip memory.

The finite field arithmetic, elliptic curve cryptography (ECC) and the finite field multiplier are investigated in this thesis.

In this thesis, the design and FPGA implementation result of a finite field polynomial multiplier is presented, whose arithmetic architecture is based on the number theoretic transform.