The profiling table provides the percentage and number of samples collected for specified processor events such as the number of cache line misses, Transition LookasideBuffer (TLB) misses, and so on.
The performance improvement is due to the reduction of Translation LookasideBuffer (TLB) misses, which occurs because the TLB can now map to a much larger virtual memory range.