The FLL features digital frequencylockedloop (FLL) hardware that, in conjunction with a digital modulator, stabilizes the DCO frequency to a programmable multiple of the watch crystal frequency.
在FLL功能数字频率锁定环(FLL)的硬件,与数字调制器,稳定会计频率可编程多的观赏晶体频率。
2
Then presented the basic structure, phase model, frequency response and performance analysis for noise and spur, of phase lockedloop (PLL).
然后介绍了锁相环(PLL)的基本结构、相位模型、频率响应、噪声及杂散性能。
3
This paper gives an analysis of parasitic frequency deviation in the digital phase lockedloop, which is one of the important specifications of modern communication systems.