On this basis, a prototype is developed with a high speed digital signal processor (DSP), huge field-programmablegatearrays (FPGAs) and real-time software.
This paper presents a fine-grained pipeline algorithm for lu decomposition with column partial pivoting and gives the description of its implementation on field-programmablegatearrays (FPGA).
提出了一种可以进行列主元选取的细粒度lu分解流水线算法并在现场编程门阵列(FPGA)上得到了实现。
3
In this dissertation, FieldProgrammableGateArrays (FPGA) chip is studied to develop and design the fine interpolation chip.