... floating platform 浮动平台 floating point adder浮点加法器 floating point computer 浮点计算机 ...
2
?浮点数加法器
...加法器（Adder） 各种类型并行加法器速度与电路规模比较 4.1 二进制加法器（Adder） 浮点数加法器（Floating Point Adder） 浮点数的表示方法 E R M N 式中： M（Mantissa）: 浮点数的尾数； R（Radix） : 浮点数中阶的基数； E（Exponent）: 浮...
The LOP circuit module is described in gate level with VHDL, which has passed the logic simulation and verification. It is applied to the design of floating-pointadder.
LOP电路设计采用VHDL语言门级描述，已通过逻辑仿真验证，并在浮点加法器的设计中得到应用。
2
The main research area is the structure optimization of floating-pointadder, which is intent to minimize the delay of floating-point addition and optimize the circuit structure.
主要研究方向是优化浮点加法器结构，减小浮点加法运算的延迟，优化电路结构。
3
The main research area is the structure optimization of floating-pointadder , which is intent to minimize the delay of floating-point addition and optimize the circuit structure.